 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 400MHz TTL/CMOS Potato Chip PO49HSTL3807G 3.3V 1:10 Differential to TTL Translator Driver FEATURES: . Operating frequency up to 400MHz with 2pf load . Operating frequency up to 300MHz with 5pf load . Operating frequency up to 250MHz with 15pf load . Operating frequency up to 120MHz with 50pf load . Very low output pin to pin skew < 350ps . Very low pulse skew < 100ps . VCC = 1.65V to 3.6V . Propagation delay < 2.7ns max with 15pf load . Low input capacitance: 3pf typical . 1:10 fanout . Available in 20pin 150mil wide QSOP package . Available in 20pin 300mil wide SOIC package DESCRIPTION: Potato Semiconductor's PO49HSTL3807G is designed for world top performance using submicron CMOS technology to achieve 400MHz TTL output frequency with less than 100ps output pulse skew. PO49HSTL3807G is a 1.65v to 3.6V 1 high speed comparator inputs to 10 TTL output buffered driver to achieve higher than 400MHz output frequency. Typical applications are HSTL, PECL, LVDS to TTL translator, crystal or ring oscillator, clock and signal distribution. Pin Configuration Logic Block Diagram Pin Description Pin Name IN+, INO1 to O10 1 Description Inputs Outputs 400MHz TTL/CMOS Potato Chip PO49HSTL3807G 3.3V 1:10 Differential to TTL Translator Driver Maximum Ratings Description Storage Temperature Operation Temperature Operation Voltage Input Voltage Output Voltage Max -65 to 150 -40 to 85 -0.5 to +4.6 -0.5 to Vcc+0.5 -0.5 to Vcc+0.5 Unit C C V V V Note: stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied. DC Electrical Characteristics Symbol Description Output High voltage Output Low voltage Input High voltage Input Low voltage Input High current Input Low current Clamp diode voltage Test Conditions Vcc=3V Vin=VIH or VIL, IOH= -12mA Vcc=3V Vin=VIH or VIL, IOH=12mA Guaranteed Logic HIGH Level (Input Pin) Guaranteed Logic LOW Level (Input Pin) Vcc = 3.6V and Vin = 3.6V Vcc = 3.6V and Vin = 0V Vcc = Min. And IIN = -18mA Min Typ Max Unit VOH VOL VIH VIL IIH IIL VIK Notes: 1. 2. 3. 4. 5. 2.4 2 -0.5 - 3 0.3 -0.7 0.5 Vcc 0.8 1 -1 -1.2 V V V V uA uA V For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. Typical values are at Vcc = 3.3V, 25 C ambient. This parameter is guaranteed but not tested. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. VoH = Vcc - 0.6V at rated current 2 400MHz TTL/CMOS Potato Chip PO49HSTL3807G 3.3V 1:10 Differential to TTL Translator Driver Power Supply Characteristics Symbol Description Quiescent Power Supply Current Power Supply Current per Input High Test Conditions (1) Vcc=Max, Vin=Vcc or GND Vcc=Max, Vin= Vcc-0.6V Min Typ Max Unit IccQ Icc Notes: 1. 2. 3. 4. 5. - 0.1 50 30 300 uA uA For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. Typical values are at Vcc = 3.3V, 25C ambient. This parameter is guaranteed but not tested. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. VoH = Vcc - 0.6V at rated current Capacitance Parameters (1) Description Input Capacitance Output Capacitance Test Conditions Vin = 0V Vout = 0V Typ Max Unit Cin Cout Notes: 3 - 4 6 pF pF 1 This parameter is determined by device characterization but not production tested. Switching Characteristics Symbol Description Propagation Delay A to Bn Propagation Delay A to Bn Rise/Fall Time Pulse Skew (Same Package) Output Pin to Pin Skew (Same Package) Output Skew (Different Package) Input Frequency Input Frequency Input Frequency Input Frequency Test Conditions (1) CL = 15pF CL = 15pF 0.8V - 2.0V CL = 15pF,V+ = 125MHz, V- = 1.5v CL = 15pF,V+ = 125MHz, V- = 1.5v CL = 15pF,V+ = 125MHz, V- = 1.5v CL = 50pF CL =15pF CL = 5pF CL = 2pF Max Unit tPLH tPHL tr/tf tsk(p) tsk(o) tsk(pp) fmax fmax fmax fmax Notes: 2.7 2.7 0.8 0.1 0.35 0.4 120 250 300 400 ns ns ns ns ns ns MHz MHz MHz MHz 1. See test circuits and waveforms. 2. tpLH, tpHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested. 3. Airflow of 1m/s is recommended for frequencies above 133MHz 3 400MHz TTL/CMOS Potato Chip PO49HSTL3807G 3.3V 1:10 Differential to TTL Translator Driver Test Waveforms Test Circuit 50 50 4 400MHz TTL/CMOS Potato Chip PO49HSTL3807G 3.3V 1:10 Differential to TTL Translator Driver Packaging Mechanical Drawing: 20 pin QSOP Packaging Mechanical Drawing: 20 pin SOIC 5 |
Price & Availability of PO49HSTL3807G
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |